

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

**Dynamically Variable Idle Time Thread Scheduling**

Inventor:  
Michael Ginsberg

ATTORNEY'S DOCKET NO. MS1-720US

## **RELATED APPLICATIONS**

This application claims the benefit of U.S. Provisional Application No. 60/208723, filed June 05, 2000, titled "Variable Idle Time Scheduling Algorithm".

## **TECHNICAL FIELD**

The following description relates to real-time computer operating systems. More particularly, the following description relates to a variable idle time thread scheduling mechanism.

## **BACKGROUND**

Real-time performance is essential for time-critical responses required in high-performance applications such as telecommunications switching equipment, medical monitoring equipment, space navigation and guidance, and the like. Such applications must deliver responses within specified time parameters in real-time.

Real-time performance is typically provided by operating systems that use thread scheduling mechanisms. Such mechanisms schedule threads for execution on a thread priority basis. For example, Microsoft's WINDOWS CE ® operating system provides two-hundred-fifty-six (256) priority levels in a basic round-robin scheduler. Threads of higher priority always run before threads of lower priority. Threads of equal priority run in a first-in-first-out round-robin fashion. For example, thread A runs, then thread B runs, followed by thread C, and back to thread A.

Thread scheduling mechanisms typically use a hardware timer to produce a system tick to determine a maximum amount of time or "quantum" of time that a thread can run in the system without being preempted. When a timer reaches the

quantum of time, a thread is preempted to determine if there are other threads of equal or higher priority to execute, or run. The system tick is the rate at which a hardware timer interrupt is generated and serviced by the operating system. When the timer fires, the operating system (OS) schedules a new thread for execution if one is ready to be scheduled. Thus, a thread's quantum is a multiple of the time between system ticks.

For example, Fig. 1 is a graph 100 that shows the relationship between thread execution and thread preemption. The vertical axis 101 represents a number of threads 102-1 through 102-N that are in queue for execution. The horizontal axis 103 represents the passage of time to illustrate servicing by the operating system of the system tick 104, which in turn results in a thread being scheduled and/or preempted if there are any threads ready to be scheduled. A system tick occurs once every time interval 106. The time interval can be any duration of time that is supported by a hardware timer, such as 10 milliseconds.

In this example, all threads 102 are of the same priority. In response to a first system tick 104-1, the scheduler executes thread 102-1 for time duration 106-1. The amount of time that a thread 102 will execute before being preempted to determine if there are any other threads to execute is known as a "thread quantum". Thus, each time interval 106 represents the thread quantum. The system tick is generated every thread quantum.

In response to system tick 104-2, the scheduler preempts the execution of thread 102-1 to run thread 102-2 for time duration 106-2. In response to system tick 104-3, the scheduler preempts the execution of thread 102-2 to run thread 102-... for time duration 106-.... In this manner, threads are scheduled and executed by a real-time operating system.

1 If there are no threads ready to be scheduled, meaning that all threads are  
2 blocked in the system, there is no work for an operating system to perform. All  
3 threads may be blocked in a system because threads often have to wait for one or  
4 more events to occur before continuing to execute. Such events include waiting  
5 for another thread to release a resource such as a file, waiting for a key-press  
6 event, or waiting for an amount of time to pass. Thus, a thread will often yield  
7 processor control to the thread scheduler by placing itself into a yield, inactive, or  
8 sleep state for a specified time period, such as a certain number of milliseconds  
9 before continuing execution.

10 A thread that specifies that it wants to yield or sleep for a millisecond  
11 ("sleep (1)") returns or "wakes up" on a system timer tick. If the system timer tick  
12 is set to 25 milliseconds, a sleep (1) would result in the thread yielding for at least  
13 1 millisecond, but perhaps yielding up to 25 milliseconds because the timer is set  
14 to fire at 25 millisecond intervals. Thus, this thread will not be provided with the  
15 scheduling accuracy that it specified—in this example, a millisecond—resulting in  
16 poor real-time performance. However, if the system timer interrupt were fired  
17 every millisecond, a thread issuing a sleep(1) command would result in the thread  
18 sleeping for only a millisecond, which would be the precise amount of time that  
19 the thread requested to sleep. Of course, this is dependent on the priority of the  
20 thread, and the priority of other threads. This smaller system timer tick value of a  
21 millisecond provides the thread's specified scheduling accuracy, which results in  
22 higher real-time performance as compared with a scenario where the system tick is  
23 set to a larger value.

24 When there are no threads to schedule, the operating system typically saves  
25 power by deactivating or turning off the system's central processing unit (CPU) to

1 place the operating system into an Idle state. The issuance of a system timer tick  
2 forces the operating system out of the Idle state by turning the CPU back on so  
3 that the operating system can determine if there are any new threads that are ready  
4 to be scheduled.

5 If no threads are ready to be scheduled, the operating system again places  
6 itself into an Idle state. Significantly, the frequency at which the system timer tick  
7 fires determines how often the system transitions from the Idle state to activate the  
8 operating system to determine if there are any threads to schedule. In other words,  
9 the amount of time between consecutive system ticks is also the amount of time  
10 that the operating system is deactivated when the system is in an Idle state. This  
11 amount of time is traditionally static and does not change. Thus, traditional  
12 systems typically use static idle time scheduling mechanisms.

13 Setting the system timer to a millisecond to obtain substantial real-time  
14 performance means that if there are no threads to schedule, the system will leave  
15 an Idle state every millisecond to activate the operating system to determine if  
16 there are any threads to schedule. Upon making this transition, the operating  
17 system may determine that there are no new threads to schedule, whereupon the  
18 operating system will again be deactivated for a millisecond by placing the system  
19 into the Idle state. The process of resuming the operating system when there are  
20 no new threads to reschedule is a power consuming process. On a battery-  
21 powered device, such transitions use valuable battery life and result in the  
22 depletion of limited power reserves.

23 Consumers are aware about the battery life of a product as the battery life  
24 can make or break a product's acceptance in the marketplace. Thus, OEMs and  
25 embedded developers, especially those involved in power management of battery

powered devices, are concerned with the power efficiency aspects that are a consequence of a system timer interrupt firing every millisecond—especially when the system is idle.

To conserve battery power, OEMs typically preset the system timer, or thread quantum, to a constant of ten (10) milliseconds or greater to preserve the limited battery reserves on battery powered devices. However, as discussed above, increasing the value of the system timer in this manner results in poor real-time performance of time-critical applications because threads may not be provided with the scheduling accuracy required of such applications.

In light of the above, a system is needed that provides real-time thread scheduling performance essential to time-critical responses in high-performance applications without increasing power consumption..

## SUMMARY

The described subject matter provides dynamically variable idle time thread scheduling in a device with a high system tick rate. A device based on the described subject matter includes an operating system, a set of application program modules, and one or more hardware elements. A thread scheduling mechanism in the operating system schedules threads at a periodic rate. Upon determining that there are no threads to execute, at least a subset of components are deactivated for a dynamic variable amount of time before they are re-activated. The at least one subset of components are selected from the hardware elements, one or more program modules comprising the operating system, and one or more of the application program modules. The dynamic variable amount of time

1 is independent of the periodic rate and based on a sleep state of a set of threads in  
2 a sleep queue.

3 This means that a system that uses a precise thread scheduling accuracy  
4 such as a millisecond can deactivate a number of system components when there  
5 are no threads to execute for a dynamically variable amount of time.  
6 Advantageously, a system based on this inventive concept with a high tick rate  
7 such as a millisecond can use the described subject matter to ensure that it does  
8 not jump out of an Idle function at that high tick rate to determine if there are  
9 threads to execute. This prevents the system from doing unnecessary and power  
10 consuming work.

## 11 **BRIEF DESCRIPTION OF THE DRAWINGS**

13 Fig. 1 is a graph that shows the relationship between thread execution and  
14 thread preemption.

15 Fig. 2 is a block diagram that illustrates aspects of an exemplary system to  
16 provide dynamically variable idle time thread scheduling.

17 Fig. 3. is a block diagram that shows aspects of an exemplary computer that  
18 provides dynamically variable idle time thread scheduling.

19 Fig. 4 is a flowchart diagram that illustrates aspects of an exemplary  
20 procedure to provide dynamically variable idle time thread scheduling.

## 21 **DETAILED DESCRIPTION**

23 The following description sets forth a specific embodiment of a system and  
24 procedure that incorporates elements recited in the appended claims. The  
25 embodiment is described with specificity in order to meet statutory requirements.

1 However, the description itself is not intended to limit the scope of this patent.  
2 Rather, the inventor has contemplated that the claimed subject matter might also  
3 be embodied in other ways, to include different elements or combinations of  
4 elements similar to the ones described in this document, in conjunction with other  
5 present or future technologies.

### 6 7 **Exemplary System**

8 Fig. 2 shows aspects of an exemplary system 200 that provides dynamically  
9 variable idle time thread scheduling. The system 200 provides an Idle function  
10 that allows the operating system to put components such as portions of the  
11 operating system, the CPU, one or more hardware elements coupled to the system,  
12 and the like, in standby mode for longer than the system tick rate before the  
13 components are re-activated to determine if there are any new threads to execute.

14 The dynamically variable idle time thread scheduling provides fine control  
15 over the scheduler and corresponding power consumption in a device. A high tick  
16 rate that provides precise thread scheduling accuracy can be utilized in a manner  
17 that does not require a device to jump out of an Idle function at that high tick rate  
18 to restart the operating system to determine if there are threads to execute. In  
19 other words, the amount of time that a system 200 with a high tick rate can remain  
20 in an Idle state is independent of the system tick rate that determines the thread  
21 quantum (the amount of time that a thread can execute before being preempted).  
22 Thus system 200 provides improved the power management capabilities as  
23 compared to traditional systems with a high tick rate.

24 System 200 includes host computer 202. The computer is a conventional  
25 desktop PC or other type of computer such as a handheld computer. The computer



1 may or may not be diskless and have a limited memory capacity. For example, the  
2 computer may be part of industrial monitoring equipment, medical equipment, a  
3 point of sale terminal, a multimedia consumer appliance, a smart phone, a  
4 customer kiosk, or even part of a car.

5 Computer 202 has one or more processors 204 and one or more forms of  
6 computer-readable memory media 206 such electronic memory, magnetic storage  
7 media, optical storage media, or some other type of data storage. Programs are  
8 stored in memory 206 from where they are executed by processor 204. In this  
9 example, such programs include an operating system 200 such as the Microsoft  
10 WINDOWS CE, Linux, WindRiver, QNX, or Palm ® operating systems.

11 The operating system provides various system services such as a thread  
12 scheduling mechanism to one or more application programs 208 running on the  
13 computer. Such system services interface with a hardware abstraction layer  
14 (HAL) 212, which is used by the operating system, and indirectly by the  
15 application programs, to set the system hardware timer 214. The HAL is a device  
16 specific program module that is provided by the computer's 202 manufacturer as  
17 is understood by those skilled in the art. However, the HAL could also be  
18 provided by another entity such as an operating system provider.

19 The operating system 210 thread scheduling mechanism is configured to  
20 schedule threads for execution at a periodic time interval, or thread quantum. The  
21 operating system sets this periodic time interval when computer 202 is powered up  
22 by communicating the periodic time interval to the HAL 212, which in turn  
23 interfaces directly with the hardware timer 214 to set the system tick to occur at  
24 the periodic time interval.  
25

1 In one embodiment, the operating system 210 and the HAL 212 determine  
2 the amount of time when a next thread needs to be rescheduled by sharing the  
3 following variables:

- 4 • *dwPreempt*—the time until the current thread should be preempted;
- 5 • *dwSleepMin*—the time until the next scheduler interrupt is necessary;
- 6 • *ticksleft*—the number of system timer ticks that have elapsed but have  
7 not been processed by the scheduler (thus a non-zero value causes a  
8 reschedule);
- 9 • *CurMSec*—the time since the system booted;
- 10 • *DiffMSec*—the time since the scheduler last ran; and
- 11 • *dwPartialDiffMSec*—a partial time count used in case the system comes  
12 out of idle in response to an external event such as a key-press before  
13 the system timer fired.

14 In response to each system tick from the hardware timer 214, the scheduler  
15 determines whether there are any new threads to schedule for execution. If there  
16 are no threads to schedule for execution, there is no work for the operating system  
17 to perform. Thus, the scheduler determines a maximum amount of time  
18 (*dwSleepMin* - *DiffMSec*) that it can idle, or sleep before it needs to schedule a  
19 new thread. This maximum amount of time is the amount of time that a thread can  
20 yield before needing to be scheduled for execution.

21 The maximum amount of time is dynamically variable since it is based on a  
22 sleep state of the set of threads in the sleep queue at that moment in time. This  
23 dynamically variable amount of time represents that amount of time that the  
24 system will remain idle before scheduling another thread for execution. This  
25

1 dynamically variable amount of time is completely independent of the periodic  
2 amount of time that is represented by the system's tick rate for scheduling threads.

3 The scheduler then requests the HAL 212 to place the system into an idle  
4 state and reduce the system's power consumption. This is accomplished by  
5 deactivating one or more components such as one or more modules of the  
6 operating system, one or more hardware elements coupled to the system (such as  
7 the CPU), and the like. Responsive, to receipt of the request, the HAL resets the  
8 system timer to generate a notification after the dynamically variable, or maximum  
9 amount of time has expired and deactivates the one or more components, thereby  
10 placing the system into an Idle state.

11 An external interrupt such as a key-press event may be received by the  
12 processor prior to the expiration of the maximum amount of time since the system  
13 was deactivated. If the system does not receive such an interrupt, the system will  
14 remain in the Idle state for an amount of time that is independent of the system  
15 tick rate at which threads are scheduled. (Handling of external interrupts is a  
16 special case that is discussed in greater detail below). The system timer 214  
17 generates a timer notification upon expiration of the maximum amount of time,  
18 which is then received by the HAL 212. Because there is always the possibility of  
19 time skew, rather than just keeping track of timer ticks to determine if the  
20 maximum amount of time has expired, this implementation implements the  
21 following rules to determine if the maximum amount of time has expired, each of  
22 which will activate the scheduler:

- 23 • *ticksleft* is greater than zero—meaning that potentially there are threads  
24 on the sleep queue waiting to run so don't idle,

- *dwSleepMin* is not zero, but less than *DiffMSec* (the sleep time has already passed), or when
- *dwPreempt* is not zero, but less than *DiffMSec* (the sleep time has already passed).

The triggering of any of these rules will result in the re-activation of the deactivated components such as re-activation of the processor 204, one or more operating system program modules, and the like. When the system 200 returns from idle, *CurMSec* and *DiffMSec* variables are updated to reflect the actual amount of time in milliseconds that has elapsed since the system was deactivated. Although this implementation measures time in milliseconds, other time intervals could be used as well.

With respect to the generation of an external event that is not a system timer interrupt, the described system is configured to receive a notification in response to an external event. External events can be any type of event such as a key-press event, a mouse-move event, a mouse click event, a scroll bar event, and the like. Responsive to receiving such a notification, the system processes the event and keeps track of the amount of time that has already passed since the scheduler last ran using the variable *dwPartialDiffMSec*. When the interrupt has been processed, if the requested idle time has not completely expired, the processor 204 is kept in a deactivated state until the requested idle time has completed. However, if the requested idle time has expired, the processor is activated

Upon determining that the system 200 should be re-activated, the HAL resets the system timer 212 to a predetermined periodic time that represents the thread quantum, that periodic interval of time at which the scheduler looks for threads to schedule. The operating system 210 is activated by turning on the

processor 204. In this manner, the system 200 provides a variable idle time thread scheduling mechanism that allows low power consumption with a higher system tick rate.

In one implementation, a predetermined periodic time interval, or thread quantum is every millisecond, providing precise thread scheduling and thread yield requests.

### **Exemplary Computer**

Fig. 3 shows a computer 202 that forms a suitable environment for the system of Fig. 2 described above. The components shown in Fig. 3 are only examples, and are not intended to suggest any limitation as to the scope of the functionality of the subject matter; the subject matter is not necessarily dependent on the features shown in Fig. 3.

Generally, various different general purpose or special purpose computing system configurations can be used. Examples of well known computing systems, environments, and/or configurations that may be suitable for use with the subject matter include, but are not limited to, personal computers, server computers, handheld or laptop devices, multiprocessor systems, microprocessor-based systems, set top boxes, programmable consumer electronics, network PCs, minicomputers, mainframe computers, distributed computing environments that include any of the above systems or devices, and the like.

The functionality of the computers is embodied in many cases by computer-executable instructions, such as program modules, that are executed by the computers. Generally, program modules include routines, programs, objects, components, data structures, etc. that perform particular tasks or implement

1 particular abstract data types. Tasks might also be performed by remote  
2 processing devices that are linked through a communications network. In a  
3 distributed computing environment, program modules may be located in both local  
4 and remote computer storage media.

5 The instructions and/or program modules are stored at different times in the  
6 various computer-readable media that are either part of the computer or that can be  
7 read by the computer. Programs are typically distributed, for example, on floppy  
8 disks, CD-ROMs, DVD, or some form of communication media such as a  
9 modulated signal. From there, they are installed or loaded into the secondary  
10 memory of a computer. At execution, they are loaded at least partially into the  
11 computer's primary electronic memory. The subject matter described herein  
12 includes these and other various types of computer-readable media when such  
13 media contain instructions programs, and/or modules for implementing the steps  
14 described below in conjunction with a microprocessor or other data processors.  
15 The subject matter also includes the computer itself when programmed according  
16 to the methods and techniques described below.

17 For purposes of illustration, programs and other executable program  
18 components such as the operating system are illustrated herein as discrete blocks,  
19 although it is recognized that such programs and components reside at various  
20 times in different storage components of the computer, and are executed by the  
21 data processor(s) of the computer.

22 With reference to Fig. 3, the components of computer 202 may include, but  
23 are not limited to, a processing unit 220, a system memory 206, and a system bus  
24 221 that couples various system components including the system memory to the  
25 processing unit 204. The system bus 221 may be any of several types of bus

structures including a memory bus or memory controller, a peripheral bus, and a local bus using any of a variety of bus architectures. By way of example, and not limitation, such architectures include Industry Standard Architecture (ISA) bus, Micro Channel Architecture (MCA) bus, Enhanced ISA (EISAA) bus, Video Electronics Standards Association (VESA) local bus, and Peripheral Component Interconnect (PCI) bus also known as the Mezzanine bus.

Computer 202 typically includes a variety of computer-readable media. Computer-readable media can be any available media that can be accessed by computer 202 and includes both volatile and nonvolatile media, removable and non-removable media. By way of example, and not limitation, computer-readable media may comprise computer storage media and communication media. Computer storage media includes volatile and nonvolatile, removable and non-removable media implemented in any method or technology for storage of information such as computer-readable instructions, data structures, program modules, or other data. Computer storage media includes, but is not limited to, RAM, ROM, EEPROM, flash memory or other memory technology, CD-ROM, digital versatile disks (DVD) or other optical disk storage, magnetic cassettes, magnetic tape, magnetic disk storage or other magnetic storage devices, or any other medium which can be used to store the desired information and which can be accessed by computer 202. Communication media typically embodies computer-readable instructions, data structures, program modules or other data in a modulated data signal such as a carrier wave or other transport mechanism and includes any information delivery media. The term “modulated data signal” means a signal that has one or more of its characteristics set or changed in such a manner as to encode information in the signal. By way of example, and not

1 limitation, communication media includes wired media such as a wired network or  
2 direct-wired connection and wireless media such as acoustic, RF, infrared and  
3 other wireless media. Combinations of any of the above should also be included  
4 within the scope of computer readable media.

5 The system memory 206 includes computer storage media in the form of  
6 volatile and/or nonvolatile memory such as read only memory (ROM) 231 and  
7 random access memory (RAM) 232. A basic input/output system 233 (BIOS),  
8 containing the basic routines that help to transfer information between elements  
9 within computer 202, such as during start-up, is typically stored in ROM 231.  
10 RAM 232 typically contains data and/or program modules that are immediately  
11 accessible to and/or presently being operated on by processing unit 204. By way  
12 of example, and not limitation, Fig. 3 illustrates operating system 210, application  
13 programs 208, other program modules 236, and program data 237. As is well  
14 known, operating systems provide such low-level functions as module (process  
15 and dynamic link library) management, scheduling, interprocess messaging,  
16 memory management, and file system management.

17 The computer 202 may also include other removable/non-removable,  
18 volatile/nonvolatile computer storage media. By way of example only, Fig. 2  
19 illustrates a hard disk drive 241 that reads from or writes to non-removable,  
20 nonvolatile magnetic media, a magnetic disk drive 251 that reads from or writes to  
21 a removable, nonvolatile magnetic disk 252, and an optical disk drive 255 that  
22 reads from or writes to a removable, nonvolatile optical disk 256 such as a CD  
23 ROM or other optical media. Other removable/non-removable,  
24 volatile/nonvolatile computer storage media that can be used in the exemplary  
25 operating environment include, but are not limited to, magnetic tape cassettes,



1 flash memory cards, digital versatile disks, digital video tape, solid state RAM,  
2 solid state ROM, and the like. The hard disk drive 241 is typically connected to  
3 the system bus 221 through an non-removable memory interface such as interface  
4 240, and magnetic disk drive 251 and optical disk drive 255 are typically  
5 connected to the system bus 221 by a removable memory interface such as  
6 interface 250.

7 The drives and their associated computer storage media discussed above  
8 and illustrated in Fig. 3 provide storage of computer-readable instructions, data  
9 structures, program modules, and other data for computer 202. In Fig. 3, for  
10 example, hard disk drive 241 is illustrated as storing operating system 244,  
11 application programs 245, other program modules 246, and program data 247.  
12 Note that these components can either be the same as or different from operating  
13 system 210, application programs 208, other program modules 236, and program  
14 data 237. Operating system 244, application programs 245, other program  
15 modules 246, and program data 247 are given different numbers here to illustrate  
16 that, at a minimum, they are different copies. A user may enter commands and  
17 information into the computer 202 through input devices such as a keyboard 262  
18 and pointing device 261, commonly referred to as a mouse, trackball, or touch  
19 pad. Other input devices (not shown) may include a microphone, joystick, game  
20 pad, satellite dish, scanner, or the like. These and other input devices are often  
21 connected to the processing unit 204 through a user input interface 260 that is  
22 coupled to the system bus, but may be connected by other interface and bus  
23 structures, such as a parallel port, game port, or a universal serial bus (USB). A  
24 monitor 291 or other type of display device is also connected to the system bus  
25 221 via an interface, such as a video interface 290.

1 The computer may operate in a networked environment using logical  
2 connections to one or more remote computers, such as a remote computer 280.  
3 The remote computer 280 may be a personal computer, a server, a router, a  
4 network PC, a peer device or other common network node, and typically includes  
5 many or all of the elements described above relative to computer 202. The logical  
6 connections depicted in Fig. 3 include a local area network (LAN) 271 and a wide  
7 area network (WAN) 273, but may also include other networks. Such networking  
8 environments are commonplace in offices, enterprise-wide computer networks,  
9 intranets, and the Internet.

10 When used in a LAN networking environment, the computer 202 is  
11 connected to the LAN 271 through a network interface or adapter 270. When used  
12 in a WAN networking environment, the computer 202 typically includes a modem  
13 272 or other means for establishing communications over the WAN 273, such as  
14 the Internet. The modem 272, which may be internal or external, may be  
15 connected to the system bus 221 via the user input interface 260, or other  
16 appropriate mechanism. In a networked environment, program modules depicted  
17 relative to the computer 202, or portions thereof, may be stored in the remote  
18 memory storage device. By way of example, and not limitation, Fig. 3 illustrates  
19 remote application programs 285 as residing on memory device 281. It will be  
20 appreciated that the network connections shown are exemplary and other means of  
21 establishing a communications link between the computers may be used.

## Exemplary Procedure

Fig. 4 is a flowchart diagram that illustrates aspects of an exemplary procedure 400 that provides dynamic variable idle time scheduling to allow low-power consumption in a device with a high system tick rate.

In step 402, the procedure sets a hardware timer (see, the hardware timer 214 of Fig. 2) in a device to a predetermined periodic time interval that represents the thread quantum. In step 404, the procedure determines if there are any threads to execute. If there are threads to execute, in step 406, the procedure schedules the threads for execution.

In step 408, having determined that there are no threads to execute (step 404), the procedure determines the maximum amount of time that a thread can yield, or wait before it needs to be rescheduled. This maximum amount of time is dynamically variable because it is based on a sleep state that is determined by at least a subset of the sleep times indicated by any threads in the sleep queue. Thus, it can change based on a threads specified yield time. Moreover, the dynamic variable amount of time is independent of the predetermined periodic time interval of step 402.

In step 410, the procedure reprograms the system timer to send a notification upon expiration of the maximum amount of time. In step 412, the procedure deactivates at least a subset of components selected from a group of components comprising one or more hardware elements coupled to the device, one or more program modules that comprise the operating system, and one or more of a set of modules that comprise application program modules.

In step 414, the procedure waits to receive an interrupt. Responsive to receiving an interrupt (step 414), in step 416, the procedure determines if the

1 received interrupt is a system timer interrupt that corresponds to an expiration of  
2 the dynamic variable amount of time since step 412 was performed. In step 422,  
3 the received interrupt being a system timer interrupt (step 416), the procedure  
4 resets the system clock the predetermined periodic time interval that represents the  
5 thread quantum. At step 424, the procedure re-activates the deactivated at least  
6 one subset of components (step 410) such that the device schedules threads to  
7 execute based on the thread quantum.

8 In step 418, the interrupt having been determined not to be a timer interrupt  
9 (step 416), the procedure processes the interrupt. Because the notification was not  
10 a timer notification corresponding to an expiration of the dynamic variable amount  
11 of time (see, step 412), some other external event occurred. In step 420, the  
12 procedure determines if the maximum amount of time that a thread can wait  
13 before it needs to be executed has elapsed. If so, the procedure continues at step  
14 422 as discussed above. Otherwise, the procedure continues at step 414 as  
15 discussed above.

### 16 17 **Conclusion**

18 Although the subject matter has been described in language specific to  
19 structural features and/or methodological operations, it is to be understood that the  
20 subject matter defined in the appended claims is not necessarily limited to the  
21 specific features or operations described. Rather, the specific features and steps  
22 are disclosed as preferred forms of implementing the claimed subject matter.  
23  
24  
25